An Efficient Algorithm for the Design of Lattice Wave Digital Filters with Short Coefficient Wordlength

J. Yli-Kaakinen and T. Saramäki, "An efficient algorithm for the design of lattice wave digital filters with short coefficient wordlength," in Proc. IEEE Int. Symp. Circuits Syst., Orlando, FL, May 30–June 2 1999, vol. III, pp. 443–448.

Digital Object Identifier: 10.1109/ISCAS.1999.778880

Full text available as: PDF (281 kB) – Requires Adobe Acrobat Reader or other PDF viewer.

©1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

Abstract

This paper describes an efficient algorithm for the design of lattice wave digital filters with short coefficient wordlength. The proposed algorithm guarantees that the optimum finite- wordlength solution can be found for both the fixed-point and the multiplierless coefficient representations. This is illustrated by means of several examples.

BibTeX

@InProceedings{ylikaa99b,
  author = {J. Yli-Kaakinen and T. Saram{\"a}ki},
  title = {An efficient algorithm for the design of lattice wave digital filters with short
          coefficient wordlength},
  booktitle = {Proc. IEEE Int. Symp. Circuits Syst.},
  year = 1999,
  volume = {III},
  pages = {443--448},
  address = {Orlando, FL},
  month = may # {~30--} # jun # {~2}
}

Citing Documents

2001 [1] Marc-André Cantin, Yvon Savaria, D. Prodanos, and Pierre Lavoie,
"A metric for automatic word-length determination of hardware datapaths," in Proc. Int. Symp. Circuits Syst., Sydney, Australia, May 6–9, 2001, pp. 53–56.
[2] Per Persson, Sven Nordebo, and Ingvar Claesson,
"Design of digital filters with general hardware constraints by mean field annealing," in Proc. Int. Symp. Circuits Syst., Sydney, Australia, May 6–9, 2001, pp. 565–568.
[3] Per Persson, Sven Nordebo, and Ingvar Claesson,
"A multimode mean field annealing technique to design recursive digital filters," IEEE Trans. Circuits Syst.—II: Analog and Digital Signal Process., vol. 48, no. 12, pp. 1151–1154, Dec. 2001.
2002 [4] Marc-André Cantin, Yvon Savaria, and Pierre Lavoie,
"A comparison of automatic word length optimization procedures," in Proc. Int. Symp. Circuits Syst., Scottsdale, Arizona, U.S.A., May 26–29, 2002, pp. 612–615.
2003[5] Kim-Sang Yeung,
"The design and multiplier-less realization of a novel digital IF for software radio receivers," M.Sc. Thesis, Dept. Electrical and Electronic Eng., Hong Kong Univ., Hong Kong, 2003.
[6] Chan, S. C. and Kim-Sang Yeung,
"On the application of variable digital filters (VDF) to the realization of software radio receivers," in Proc. Int. Symp. Circuits Syst., Bangkok, Thailand, May 25–28, 2003, pp. 562–565.
2004 [7] Per Persson,
"EDDA — Algorithm for interactive design of hardware-efficient FIR filters," in Proc. Swedish System-on-Chip Conf., Båstad, Sweden, Apr., 2004, pp. 565–568.
[8] Kim-Sang Yeung and Chan, S. C.,
"The design and multiplier-less realization of software radio receivers with reduced system delay," IEEE Trans. Circuits Syst.—I: Regular Papers, vol. 51, no. 12, pp. 2444–2459, Dec. 2004.
2005[9] Per Persson, Sven Nordebo, and Ingvar Claesson,
"Design of discrete coefficient FIR filters by a fast entropy-directed deterministic annealing algorithm," IEEE Trans. Signal Process., vol. 53, no. 3, pp. 1006–1014, Mar. 2005.
[10] Warin Sootkaneung,
"The design of bit-serial lattice wave digital filter using FPGA," in Fifth Int. Conf. Inform., Commun. and Signal Process., Dec. 060–9, 2005, pp. 559–563.
[11] Marc-André Cantin,
"Méthode de détermination automatique de la taille des chemins de données," Ph.D. Thesis, Université de Montréal, École Polytechnique de Montréal, 2005.
2006[12] Marc-André Cantin, Yvon Savaria, D. Prodanos, and Pierre Lavoie,
"A metric for automatic word-length determination of hardware datapaths," IEEE Trans. Comput. Aided Design Integr. Circuits and Syst., vol. 25, no. 10, pp. 2228–2231, Oct. 2006.
2009[13] Shierly Wijaya,
"Fixed-point realisation of erbium doped fibre amplifer control algorithms on FPGA," M.Sc. Thesis, School of Electrical, Electronic, and Computer Eng., University of Western Australia, Australia, 2008.
[14] Shierly Wijaya and Antonio Cantoni,
"A java simulation tool for fixed-point system design," in Proc. 2nd Int. Conf. on Simulation Tools and Techniques, Rome, Italy, Mar. 2–6, 2009.
2011[15] Jassim M. Abdul-Jabbar,
"A simple analytic design procedure for lattice wave digital filters with approximate linear phase," Basrah Journal for Engineering Science, 2011.