Design of Very Low-Sensitivity and Low-Noise Recursive Filters Using a Cascade of Low-Order Lattice Wave Digital Filters
J. Yli-Kaakinen and T. Saramäki, "Design of very low-sensitivity and low-noise recursive filters using a cascade of low-order lattice wave digital filters," IEEE Trans. Circuits Syst. II, vol. 46, no. 7, pp. 906–914, July 1999.
Digital object identifier: 10.1109/82.775386Full text available as: PDF (243 kB) – Requires Adobe Acrobat Reader or other PDF viewer.
Table of contents: PDF (75 kB) – Requires Adobe Acrobat Reader or other PDF viewer.
©1999 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Abstract
Among the best structures for implementing recursive digital filters are lattice wave digital (LWD) filters (parallel connections of two all-pass filters). They are characterized by many attractive properties, such as a reasonably low coefficient sensitivity, a low roundoff noise level, and the absence of parasitic oscillations. The main drawback is that if the stopband attenuation is very high, then many bits are required for the coefficient representations. In order to get around this problem, a structure consisting of a cascade of LWD filters is introduced in this paper. The main advantage of the proposed structure, compared with the direct LWD filter, is that the poles of the new structure are further away from the unit circle. Consequently, the number of bits required for both the data and coefficient representations are significantly reduced. The price paid for these reductions is a slight increase in the overall filter order. By properly selecting the number of LWD filters and their orders and optimizing them, their coefficients are implementable by using a few powers of two. Filters of this kind are very attractive in very large-scale integration (VLSI) implementations, where a general multiplier is very costly.Fig: Proposed recursive filter structure. The A_{k}(z)'s and B_{k}(z)'s are stable all-pass filters. |
---|
Fig: Some amplitude responses for the cascade of four optimized finite-precision LWD filters in Example 1. The solid and dot-dashed lines show the responses for the overall filter and the subfilters, respectively. Two subfilters are identical (the dot-dashed line with the lowest attenuation). |
---|
BibTeX
@Article{ylikaaTCAS199,
author = {J. Yli-Kaakinen and T. Saram{\"a}ki},
title = {Design of very low-sensitivity and low-noise recursive
filters using a cascade of low-order lattice
wave digital filters},
journal = {IEEE Trans. Circuits Syst. II},
number = 7,
volume = 46,
pages = {906--914},
month = {Jul.}
}
Citing Documents
2000 | [1] | "Design and realization of FIR and bireciprocal wave digital filters," M.Sc. Thesis, Dept. of Electr. and Computer Eng., Univ. of Manitoba, Canada, Apr. 2000. |
[2] | "On high-speed recursive digital filters," in Proc. X European Signal Processing Conf., Tampere, Finland, Sep. 5–8, 2000. | |
2001 | [3] | "Multiplierless IIR digital filters," Nauka, tehnika, bezbednost vol. 11, no. 1, pp. 81–100. |
[4] | "Arithmetic transformations for increased maximal sample rate of bit-parallel bireciprocal lattice wave digital filters," in Proc. Int. Symp. Circuits Syst, Sydney, Australia, May 6–9, 2001. | |
[5] | "Optimised decimation stages with lattice wave digital filters for a flexible digital receiver architecture," in Proc. EUROCON 2001, Bratislava, Slovakia, July 5–17, 2001. | |
[6] | "Two-channel IIR/FIR filter banks with very low-complexity analysis or synthesis filters: Finite wordlength effects," in Proc. 44th IEEE 2001 Midwest Symp. Circuits Syst., Dayton, OH, USA, Aug. 14–17, 2001. | |
[7] | "Flexible digital receiver architecture with optimized components," Int. J. of Electron. and Commun., vol. 55, no. 6, Dec. 2001, pp. 408–416. | |
[8] | "Multiplierless implementation of recursive digital filters using a class of low sensitivity structures," in Proc. IEEE Sixth Int. Symp. Signal Process. Appl., Kuala Lumpur, Malaysia, Aug. 13–16, 2001. | |
2002 | [9] | "Optimized digital signal processing for flexible receivers," in Proc. Int. Conf. Acoust. Speech Signal Process., vol. 4, Orlando, Florida, USA, May 13–17, 2002, pp. 3764–3767. |
[10] | "Design of high-speed IIR filters based on elliptic minimal Q-factors prototype," in Proc. Conf. ETRAN, Banja Vrućica, June 2002, pp. 103–106. | |
[11] | "One structure for wide-bandwidth and high-resolution fractional delay filter," in Proc. Int. Conf. on Electron. Circuits Syst., Dubrovnik, Croatia, vol. III, Sep. 15–18, 2002, pp. 899–902. | |
[12] | "Design of approximately flat group delay selective IIR filters based on wave digital allpass filters," MSc. Thesis, Dept. of Elect. and Computer Eng., University of Manitoba, Canada, 2002. | |
2003 | [13] | "Custom datapaths for DSP ASICs: Methodology and implementation," Ph.D. Thesis, Dept. of Electrosci., Lund Univ., Sweden, Apr., 2003. |
[14] | "Three classes of IIR complementary filter pairs with an adjustable crossover frequency," in Proc. IEEE Int. Symp. Circuits Syst., vol. 4., Bangkok, Thailand, May 25–28, 2003, pp. 145–148. | |
[15] | "An iterative method for optimizing FIR filters synthesized using the two-stage frequency-response masking technique"," in Proc. IEEE Int. Symp. Circuits Syst., Bangkok, Thailand, May 25–28, 2003, pp. 874–877. | |
[16] | "Optimized digital receiver for flexible wireless terminals," in Proc. IEEE Workshop on Signal Process. Advances in Wireless Commun., June 15–18, 2003, pp. 649–652. | |
[17] | "Optimal design of perfect-reconstruction and nearly perfect-reconstruction multirate filter banks," Ph.D. Thesis, Dept. of Inform. Tech., Tampere Univ. of Tech., Aug. 2003. | |
[18] | "Primjena simboličke analize u projektovanju efikasnih digitalnih filtara," in 11th Telecommunications Forum, TELFOR'2003, Belgrade, Serbia, Nov. 25–26, 2003. | |
2004 | [19] | "Синтез цифровых фильтров для высокоскоростных систем на кристалле," Цифровая Обработка Сигналов, no. 2, pp. 14–23, Apr. 2004. |
2006 | [20] | "Simplified design of constant coefficient multipliers," Circuits, Syst. and Signal Process., vol. 25, no. 2, pp. 225–251, Apr. 2006. |
[21] | "Wave digital filters with minimum multiplier for discrete Hilbert transformer realization," Signal Process., vol. 86, no. 12, pp. 3761–3768, Dec. 2006. | |
2007 | [22] | "Design and realization of efficient IIR digital filter structures based on sensitivity minimizations," in Proc. IEEE Int. Conf. on Telecommun. in Modern Satellite, Cable, and Broadcasting Services, Niš, Serbia & Montenegro, Sep. 26–28, 2007, pp. 299–308, |
[23] | "Filter stages for a high-performanace reconfigurable radio receiver with minimum system delay," in Proc. IEEE Conf. Acoust., Speech, Signal Process., Honolulu, HI, USA, vol. 2, Apr. 15–20, 2007, pp. 117–120, | |
2008 | [24] | "Design and realization of continuous-time wave digital filters," in Proc. IEEE Conf. Circuits Syst., Seattle, WA, USA, May 18–21, 2008, pp. 2901–2904, |
2009 | [25] | "Efficient multirate filtering," Encyclopedia of Information Science and Technology, Mehdi Khosrow-Pour (Ed.), Chapter 205, pp. 1294–1299, Information Science Reference, Hershey, PA, 2009. doi: 10.4018/978-1-60566-026-4.ch205 |